Sensor chiplet wafer (IMAGE)

Fraunhofer Institute for Applied Solid State Physics

Sensor chiplet wafer

Caption

Post-CMOS pressure sensor chiplets with wafer-level packages before separation.

Credit

© Fraunhofer ISIT

Usage Restrictions

The use of the photo is permitted exclusively in connection with this press release and with indication of the copyright.

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.