Physics-guided, validity-gated multi-objective Bayesian optimization for CMOS LNA design. The method improves valid simulation yield from 47.5% to 95.7% and achieves 62% lower power and 10.7 dB better linearity than manual design within 190 simulations. (IMAGE)
Caption
Physics-guided, validity-gated multi-objective Bayesian optimization for CMOS LNA design. The method improves valid simulation yield from 47.5% to 95.7% and achieves 62% lower power and 10.7 dB better linearity than manual design within 190 simulations.
Credit
Jithish Jayarajan/Singapore University of Technology and Design; Kiat Seng Yeo/Singapore University of Technology and Design, Tianjin University; Shuoyu Ji, Bharatha Kumar Thangarasu, Nagarajan Mahalingam/Tianjin University; Baoji Miao/Henan University of Technology
Usage Restrictions
Credit must be given to the creator.
License
CC BY