(a) Schematic of next-generation intelligent semiconductor material and device design for artificial intelligence acceleration (b) Ultra-low power analog multi-resistive state implemented in a fabricated neuromorphic array (C) Analog information processin (IMAGE)

Seoul National University College of Engineering

(a) Schematic of next-generation intelligent semiconductor material and device design for artificial intelligence acceleration (b) Ultra-low power analog multi-resistive state implemented in a fabricated neuromorphic array (C) Analog information processin

Caption

(a) Schematic of next-generation intelligent semiconductor material and device design for artificial intelligence acceleration

(b) Ultra-low power analog multi-resistive state implemented in a fabricated neuromorphic array

(C) Analog information processing and numerical image artificial intelligence learning implemented at the array level

Credit

© Nature Nanotechnology, originally published in Nature Nanotechnology

Usage Restrictions

Reuse of this image is restricted and requires permission from the publisher.

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.